IN THE CLAIMS

Please cancel claims 4-7 v	vithout prejudice of	r disclaimer.
----------------------------	----------------------	---------------

1	Claim 1 (currently amended) A flash memory device comprising:
2	a plurality of gate stacks including a plurality of floating gates and a plurality
3	of control gates disposed on a semiconductor substrate;
4	at least one component including a polysilicon layer having a top surface,
5	wherein the at least one component is formed on a field oxide region configured to
6	separate the plurality of gate stacks;
7	a silicide on the top surface of the polysilicon layer of the at least one
8	component; and
9	an insulating layer covering the plurality of gate stacks, the at least one
10	component and the silicide, the insulating layer having a plurality of contact holes
11	therein.[, the plurality of contact holes being formed by etching the insulating layer to
12	provide the plurality of contact holes, the insulating layer etching step using the
13	silicide as an etch stop layer to ensure that the insulating etching step does not etch
14	through the polysilicon layer; and
15	a conductor for filling the plurality of contact holes;
16	wherein the silicide layer resides on the first polysilicon layer but not between
17	the plurality of floating gates and the plurality of control gates in the plurality of gate
18	stacks.]
1	Claim 2 (original) The flash memory device of claim 1 wherein the silicide further
2	includes a titanium silicide.
1	Claim 3 (original) The flash memory device of claim 1 wherein the silicide further
2	includes a cobalt silicide.
	Claims 4-7 (cancelled)
	Claims 8-16 (withdrawn)
1	Claim 17 (new) A flash memory device, comprising:
2	an oxide layer;



3

a gate stack formed on said oxide layer, wherein said gate stack comprises:

4	a first polysilicon layer;
5	an insulating layer formed on said first polysilicon layer; and
6	a second polysilicon layer formed on said insulating layer;
7	a field oxide region located adjacent to said oxide layer;
8	a component located on said field oxide region, wherein said component is
9	formed from one of said first and said second polysilicon layer; and
10	a silicide layer formed on said component.
1	Claim 18 (new) The flash memory device as recited in claim 17, wherein said silicide
2	layer on said component prevents etching through one of said first and said second
3	polysilicon layer.
1	Claim 19 (new) The flash memory device as recited in claim 17, wherein said silicide
•2	layer comprises a titanium silicide.
1	Claim 20 (new) The flash memory device as recited in claim 17, wherein said silicide
2	layer comprises a cobalt silicide.
1	Claim 21 (new) The flash memory device as recited in claim 17, wherein said
2	component comprises a resistor.